Job Locations: Hyderabad
Total vacancies: 3
– Functional verification using System Verilog, UVM, OVM.
– Experience in memory verification using DDR, etc.
– Good Gate level sims setup experience and DDR/AXI knowledge along with Design Verification
– Failure Analysis exposure.
To apply for this position, please either enter your details along with the updated resume in the right hand side panel OR send your updated resume directly to firstname.lastname@example.org with current CTC, expected CTC and notice period details. Our team will contact you for further details.