Incise Front End Design Expertise

https://incise.in/wp-content/uploads/2017/11/ip-design.png
  • Architecture, Specification and Micro-Architecture development
  • Reusable RTL Design for Low Power, Minimum Area and Maximum Speed
  • Synthesis, Timing Clean RTL, CDC, LINT
  • Verilog, VHDL, System Verilog
https://incise.in/wp-content/uploads/2017/11/soc-design.png
  • RTL Integration, 3rd Party IP Integration
  • ARM, ARC, 8 Bit Processors, Starcore
  • Timing constraints, Low power Clocking, Analog + Digital SOC
  • FPGA to ASIC Migration, FPGA Prototyping & Validation
https://incise.in/wp-content/uploads/2017/11/projects-deliverd.png
  • UFS 2.0 , EMMC, SD USB 3.0 Interlaken ,DDR3.0, PCI Express, AHB, AXI ,MIPI, UniPro, M-PHY, ARM, Bluetooth , Wireless, DVB-H/T , Generic ARC Control Platform

Incise IP/SOC Verification Expertise

https://incise.in/wp-content/uploads/2017/11/ip-verification.png
  • System Verilog, UVM, OVM
  • Specman, TCL, PERL
  • Constrained Random TB
  • Assertions, Functional Coverage, Code Coverage, Formal Verification
https://incise.in/wp-content/uploads/2017/11/soc-verification.png
  • C++/C/Assembly Based Verification
  • System Verilog, UVM, OVM
  • Gate Level Verification
  • System Level Verification/ FPGA Verification
  • Coverage Driven
https://incise.in/wp-content/uploads/2017/11/projects-deliverd.png
  • UFS 2.0 , EMMC, SD USB 3.0 Interlaken ,DDR3.0, PCI Express, AHB, AXI ,MIPI, UniPro, M-PHY, ARM, Bluetooth , Wireless, DVB-H/T , Generic ARC Control Platform